Abstract -'l'lte.applicallon of GaAs field effect transistors in digital circuits requires a vaild description by an equivalent circuit at all possible .;ate arid dl'ain bias voltages for all frequendes from de up to lbe GHz ra4ge. This paper describes an equivalent circuit which takes into account ihe galt current of positively biased transistors as well as lbe symme~rical natun of lbe devices at low drain voltages. A fast method to determine the elements of tbe equivalent circuit from mea· sured S parameters b presented which delivers for the first time very good agreement for all ope. rating points.
I. INTRODUCTION
T HE grtlwing fteld of GaAs MESFET and MODFET appli~ations requires the development of circuit simulation inodels. For MMIC designs, small-signal equivalent circuits of the type shown in Fig. I have been used up to 60 GHz [1], [2) . Recently developed MODFET's with very high transit frequencies have threshold voltages of about 0 V [3) . The operating point for maximum transconductance and highest transit frequency is at a positively biased gate. However, at these bias points the gate current cannot further be neglected. Another problem occurs in switching applications, when the drain-to-source voltage of the field effect transistor (FET) comes close to 0 V. In this case the symmetrical nature of the physical device has to be reflected in the equivalent circuit. A physically meaningful small-signal equivalent circuit including these features is not only an important tool for circuit design; it will also give important hints for device fabrication and improvement. We propose an extended equivalent circuit together with a fast method to determine its elements from S-pararneter measurements for all operating points and without frequency limitations. Only an equivalent ci rcuit which describes the transistor at all bias points precisely can be used to evaluate the bias dependences of the intrinsic circuit elements. This is essential for large-signal applications.
II. THE SMALL-SIGNAL EQUIVALENT CIRCUIT
A complete small-signal equivalent circuit is shown in Fig.  2 . The circuit is divided into the external part, with eighl parasitic elements, and the intrinsic device, containing n.ine elements defined by ten variables (gm = lgmle -iw'). All external elements are considered to be constant for all operating points. All intrinsic elements depend on the applied gate and drain voltages. For operating points with positive gate bias, the differential resistances of the gate-to-source and gate-to-drain diodes are modeled by the resistances R fs and R fd· To ensure a smooth transition from the symmetric "cold model" [1), [21 [4) to operating points in the saturation region, the resistor Rdg is included. At low drain voltages, the gate-to-drain capacitance is about the same as the gateto-source capacitance, and the series resistances R; and Rgd determine the real parts of Y 11 ; and Y 12 ; respectively.
Our method to extract the element values from S-parameter measurements is similar to [1] and [5] but is applied to the extend ed circuit. Furthermore the frequency iimitations of (1] and [5) have been overcome by a fully analytic solution of the intrinsic Y-parameter equations as in [7] for the circuit of Fig. L First, the external parasitic elements have to be determined by so-called cold modeling at a drain-to-source voltage of 0 V, as described in [!] , [2] , and [4] . Then " hot" measured S parameters (Vrls > 0 V) arc de-embedded from the external parasitic elements to obtain the equivalent Y parameters of the intrinsic device. The measured S parameters are converted to the corresponding Y and Z parameters by well-known transformations.
Thereafter a fast procedure is applied to determine all voliage-dependent elements of the equivalent circuit at each operating point using an analytic solution of the Y-parameter equations of the intrinsic device. This parameter extraction is referred to as hot modeling. Detailed descriptions of the methods used in the cold and hot modeling processes arc given in the following sections.
III. COLD MODELING
For cold modeling, all S-parameter measurements are carried out at 0 V drain-to-source voltage. In this case the transistor is a nonlinear symmetric device. The parasitic gate, source, and drain resistances and inductances are determined first at a far positively biased gate. At these bias points. the following simplified equations, given in [1), are valid:
R c is the channel resistance at the applied gate voltage and nkT I qlg is the differential resistance of the Schottky diode.
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lions with correspondtng real parts, one addit ional relation is required. We use a method similar to that in [6] to determine the sum of R, and Rd from S-parameter measurements.
The three inductances are calculated from the imaginary parts of these equations without making additional assumptions.
below pinch-off using the foUowina simplified equations [1]:
The gate and drain pad capacitances cp. and cpd can be extracted from S-parameter measurements at gate voltages
(5) (6) cb is the residual coupling capacitance from the gate to the sou rce and drain region.
An alternative method is to use transistor designs on the same wafer without active area. From this passive structure, the gate and drain pad capacitances, CP 8 and Cpd• are derived from measured S-parameter data of those metal structures by means of (4) to (6) .
IV. HoT MoDELING
The measured S-parameter data can be transferred to the corresponding Z and Y parameters for any bias and frequency. By means of these transformations, the S-parameter data can be de-embedded from the parasitic external elements, as shown in [1] . The intrinsic device (Fig. 2) can be described by the following four complex Y-parameter equations:
By separating these equations into their real and imaginary parts, eight circuit elements can be determined. However, in our equivalent circuit (Fig. 2 ) the intrinsic transistor is modeled by ten intrinsic variables. As additional relations for the differential resistances R 1 , and R fd• either de measurements or S-parameter measurements at very low frequencies can be used. As can be seen from (7) and (8) 
At the same bias point the remaining eight parameters can be calculated for each measured frequency independently. After separating (7) through (10) into their real and imaginary parts, the expressions for the elements of the' small-signal equivalent circuit turn out to be (see the Appendix)
c,, - 
Equations (17) where
ii) for positive and negative gate voltages, iii) for all frequencies for which the equivalent circuit is valid.
As there are no time-consuming iteration loops in the hot modeling procedure, this method can effectively be used for on-wafer S-parameter measurements with real-time parameter extraction.
V. M EASUREMENTS AND R ESULTS
Several differenl types of FET's have been investigated to verify our method and to compare it with the results of other procedures. We examined heterostructure FET's as well as MESFET's fabricated at our institute. The hot modeling -----ref.
[1] 
method, described in [1), is limited to frequencies below
5 GHz, which is a severe limitation for present and future applications of GaAs FET devices. We compared the method described in [I) with our fully analytical approach up to our measurement limit, and the results shown in Fig. 3 . The crosses indicate the measured S parameters of a heterostructure FET with pulse doped layers on both sides of the undoped channel with a gate length of 0.6 JLm. The gate and drain voltages were + 0.7 V and 1.0 V, respectively. The solid line represents the results of the method described in
[ 1], and the circles show the results of our method. Obviously, our model yie lds better agreement with the measured data at high frequencies, showing that extrapolations of ou r model to higher frequencies are more reliable. The low error averages, £ 1 i • of our improved model should be noted. Fig. 4 presents the intrinsic capacitances as calculated for the operating point given in Fig. 3 . We can usc this plot to verify the validity of the equivalent circuit at high frequencies. The equivalent circuit remains valid as long as its elements turn out to be independent of frequency, with the deviation from the mean value being an indication of the error of this element value.
As a further example, Fig. 5 shows a depletion-type heterostructure FET with a gate voltage of 0.6 V and a drain voltage of 0.05 V. These low drain voltages occur in switching applications of FET's. Again, our proposed method (circles) neatly approximates the measured data, while the solid line according to [I) cannot fit in particular the S 11 and sl2 data points. As the influence of the differential resistances is not considered in [1], the method cannot be used for operating points with a significant gate current. calculated at the same bias con itions as in Fig. 3 .
As the accuracy of our parameter extraction is high and the computation time is well under a second on a J.LVAX II, we can calculate the small-signal equivalent circuit elements at many operating points. Thus the bias dependences of all internal elements are quickly established. Owing to the validity of the equivalent circuit for all operating points, these voltage dependences of the equivalent circuit elements can be utilized for large-signal model development. The implementation of this model into SPICE will be reported elsewhere. VI. CoNCLUSION We can separate the real and imaginary parts:
An extended small-signal equivalent circuit for GaAs field effect transistors is proposed. It includes the effects of the differentia l resistances of the gate-to-source and gate-to· drain diodes as well as the serial resistance of the feedback capacitance. A fast and accurate method to determine all elements of this equivalent circuit at all bias points without frequency limitations is presented. Direct computation from analytical expressions, without iteration, allows this parameter extraction procedure to be used for real-time on-wafer parameter extraction. Large-signal calculations arc possible by inserting the voltage dependences evaluated for the elements into suitable sim ulation programs such as SPlCE.
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